### STU7LN80K5



## N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a IPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STU7LN80K5	800 V	1.15 Ω	5 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STU7LN80K5	7LN80K5	IPAK	Tube

Contents STU7LN80K5

## Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	IPAK type C package information	9
5	Revisio	on history	11

STU7LN80K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	± 30	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	5	Α
$I_D$	Drain current (continuous) at T <sub>C</sub> = 100 °C	3.4	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (pulsed)	20	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	85	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature		°C
Tj	Operating junction temperature	- 55 to 150	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.47	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	100	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetetive or not repetetive (pulse width limited by T <sub>jmax</sub> )		А
E <sub>AS</sub>	(Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ ; $V_{DD}$ = 50 V)	200	mJ

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}</sup>I_{SD} \le 5$  A, di/dt  $\le 100$  A/ $\mu$ s;  $V_{DS}$  peak  $\le V_{(BR)DSS}$ ,  $V_{DD} = 400$  V

<sup>(3)</sup>V<sub>DS</sub> ≤ 640 V

Electrical characteristics STU7LN80K5

### 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I <sub>DSS</sub>		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}$			50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.5 A		0.95	1.15	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	270	1	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	22	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	ı	0.5	ı	pF
C <sub>o(er)</sub> <sup>(1)</sup>	Equivalent capacitance energy related		-	17	-	nC
C <sub>o(tr)</sub> <sup>(2)</sup>	Equivalent capacitance time related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	48	-	nC
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, open drain	-	7.5	-	Ω
$Q_g$	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 5 \text{ A},$	-	12	-	nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for gate charge	-	2.6	1	nC
$Q_{\text{gd}}$	Gate-drain charge	behavior")	-	8.6	-	nC

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 2.5 \text{ A}, R_G = 4.7 \Omega,$	-	9.3	-	ns
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V (see <i>Figure 14: "Test</i>	-	6.7	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	circuit for resistive load switching times" and Figure 19: "Switching	-	23.6	-	ns
t <sub>f</sub>	Fall time	time waveform")	-	17.4	-	ns

 $<sup>^{(1)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		20	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 5 A, V <sub>GS</sub> = 0 V	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/µs,	1	276		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.13		μC
I <sub>RRM</sub>	Reverse recovery current		-	15.4		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/µs,	-	402		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.79		μC
I <sub>RRM</sub>	Reverse recovery current		-	13.9		Α

#### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-		V	

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

<sup>&</sup>lt;sup>(1)</sup>Pulse width is limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.2 Electrical characteristics (curves)




Figure 3: Thermal impedance  $K = \frac{GC20460}{10^{-1}}$   $\delta = 0.5$   $\delta = 0.2$   $\delta = 0.05$   $\delta = 0.02$   $\delta = 0.01$   $\delta = 0.01$ Single pulse  $10^{-3}$   $10^{-5}$   $10^{-4}$   $10^{-3}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$   $10^{-1}$ 

Figure 4: Output characteristics

GIPG1512201511290CH

V<sub>GS</sub> = 11 V

V<sub>GS</sub> = 9 V


V<sub>GS</sub> = 8 V


V<sub>GS</sub> = 6 V


V<sub>GS</sub> = 6 V

V<sub>GS</sub> = 6 V

V<sub>S</sub> = 6 V







STU7LN80K5 Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

f = 1 MHz

Coss
CRSS

CRSS

10<sup>-1</sup>

10<sup>-1</sup>

10<sup>-1</sup>


10<sup>-1</sup>


10<sup>0</sup>


10<sup>1</sup>

10<sup>2</sup>

V<sub>DS</sub> (V)







Test circuits STU7LN80K5

## 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 1

Figure 1

AM01468v1

Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vas pulse width 1 kΩ


Vas pulse width 1 kΩ

AM01468v1

Figure 16: Test circuit for inductive load switching and diode recovery times







STU7LN80K5 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 IPAK type C package information

D2 (x3)

b2 (x3)

b (x3)

c2

A1

D068771\_IK\_typeC\_rev13

Figure 20: IPAK (TO-251) type C package outline

Table 10: IPAK (TO-251) type C package mechanical data

Table 10: IPAK (10-251) type C package mechanical data							
Dim.		mm					
Dilli.	Min.	Тур.	Max.				
Α	2.20	2.30	2.35				
A1	0.90	1.00	1.10				
b	0.66		0.79				
b2			0.90				
b4	5.23	5.33	5.43				
С	0.46		0.59				
c2	0.46		0.59				
D	6.00	6.10	6.20				
D1	5.20	5.37	5.55				
E	6.50	6.60	6.70				
E1	4.60	4.78	4.95				
е	2.20	2.25	2.30				
e1	4.40	4.50	4.60				
Н	16.18	16.48	16.78				
L	9.00	9.30	9.60				
L1	0.90	1.00	1.20				
L2	0.90	1.08	1.25				
θ1	3°	5°	7°				
θ2	1°	3°	5°				

STU7LN80K5 Revision history

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
08-Jan-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved